

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20221
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/893,477	06/29/2001	Keiji Minetani	010781	5295
23850	7590 01/29/2003			
ARMSTRONG, WESTERMAN & HATTORI, LLP			EXAMINER	
1725 K STREET, NW SUITE 1000			LEWIS, MONICA	
WASHINGTO	N, DC 20006		ART UNIT	PAPER NUMBER
			2822	

DATE MAILED: 01/29/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

		- Dr	/		
	Application No.	Applicant(s)			
	09/893,477	MINETANI, KEIJI			
Office Action Summary	Examiner	Art Unit			
	Monica Lewis	2822			
The MAILING DATE of this communication app Period for Reply	ears on the cover sh	eet with the correspondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	36(a). In no event, however, within the statutory minimur will apply and will expire SIX of cause the application to be	may a reply be timely filed n of thirty (30) days will be considered timely. (6) MONTHS from the mailing date of this communication. Some ABANDONED (35 U.S.C. § 133).			
1)⊠ Responsive to communication(s) filed on <u>10 J</u>	anuary 2003 .				
2a)☐ This action is FINAL . 2b)⊠ Th	is action is non-final				
3) Since this application is in condition for allowation closed in accordance with the practice under					
Disposition of Claims					
4)⊠ Claim(s) <u>1-11</u> is/are pending in the application	•				
4a) Of the above claim(s) is/are withdraw	vn from consideratio	n.			
5) Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>1-11</u> is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/o	r election requireme	nt.			
Application Papers	_				
9) The specification is objected to by the Examiner.					
10)⊠ The drawing(s) filed on <u>29 June 2001</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
11) The proposed drawing correction filed on					
If approved, corrected drawings are required in rep					
12) The oath or declaration is objected to by the Examiner.					
Priority under 35 U.S.C. §§ 119 and 120					
13)⊠ Acknowledgment is made of a claim for foreign	n priority under 35 U	.S.C. § 119(a)-(d) or (f).			
a)⊠ All b)□ Some * c)□ None of:					
1.⊠ Certified copies of the priority documents have been received.					
2. Certified copies of the priority documents have been received in Application No.					
3. Copies of the certified copies of the prior application from the International Bu * See the attached detailed Office action for a list	rity documents have reau (PCT Rule 17.	been received in this National Stage 2(a)).			
14) Acknowledgment is made of a claim for domesti	c priority under 35 L	J.S.C. § 119(e) (to a provisional application	n).		
a) ☐ The translation of the foreign language pro					
Attachment(s)					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) 🔲 No	erview Summary (PTO-413) Paper No(s) btice of Informal Patent Application (PTO-152) her:	· -		

Application/Control Number: 09/893,477 Page 2

Art Unit: 2822

DETAILED ACTION

1. This office action is in response to the request for continued examination filed January 10, 2003.

Claim Rejections - 35 USC § 112

- The following is a quotation of the second paragraph of 35 U.S.C. 112:
 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 3. Claims 1-11 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. It is not clear what is meant by the following: a) "made narrower inside than both ends" (See Claim 1); and b) "making a peak of distribution of one constituent element exist in the inside except the both ends in a thickness direction and doped with an impurity" (See Claim 1). Claims 2-11 depend directly or indirectly from a rejected claim and are, therefore, also rejected under 35 U.S.C. 112, second paragraph for the reasons set above.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2822

5. Claims 1-5, 7, 8 and 11, as far as understood, are rejected under 35 U.S.C. 103(a) as obvious over Saito (U.S. Patent No. 5,773,853) in view of Applicant's Prior Art Drawings.

In regards to claim 1, Saito discloses the following:

- a.) a substrate (21) formed of a first compound semiconductor (See Figure 4b);
- b) a buffer layer (22) formed on the substrate (See Figure 4b);
- c) a graded channel layer (23) formed on the buffer layer, and formed of a second compound semiconductor layer of which an energy band gap is made narrower inside than both ends by positioning a peak of a distribution of one constituent element into the inside and by continuously changing a ratio of the one constituent element in a thickness direction and dosed with an impurity (See Figure 4b);
 - d) a barrier layer (24) formed on the graded channel layer (See Figure 4b); and
- e) a source electrode (S2)and a drain electrode (D2) formed both sides of the gate electrode (G2) to flow a current into the graded channel layer.

In regards to claim 1, Saito fails to disclose the following:

a) a gate electrode formed on the barrier layer to come into Schottky-contact with the barrier layer.

However, Applicant's Prior Art Drawings discloses a semiconductor device where the gate electrode is formed on the barrier layer (See Figure 1). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Saito to include a gate electrode formed on the barrier layer as disclosed in Applicant's Prior Art Drawings to aid in increasing the speed of the device.

Additionally, since Saito and Applicant's Prior Art Drawings are both from the same field of endeavor, the purpose disclosed by Applicant's Prior Art Drawings would have been recognized in the pertinent art of Saito.

Art Unit: 2822

In regards to claim 2, Saito fails to disclose the following:

a) the second compound semiconductor layer is composed of a material that one constituent element is added in the first compound semiconductor and the one constituent element has a function which makes the energy band gap of the second compound semiconductor layer narrower than that of the first compound semiconductor.

Although, Saito does not specifically disclose the limitations listed above. It would have been obvious that the second compound layer would have the characteristics stated above because both layers are made of $In_yGa_{1-y}As$.

In regards to claim 3, Saito fails to disclose the following:

a) a peak of the one constituent element in the graded channel layer is positioned at a center of a layer thickness of the graded channel layer, or positioned at a position that is deviated from the center.

Although, Saito does not specifically disclose the limitations listed above. It would have been obvious that the graded channel layer would have the characteristics stated above because both layers are made of In_yGa_{1-y}As.

In regards to claim 4, Saito fails to disclose the following:

a) a peak of carrier density in the graded channel layer is positioned at a center of a layer thickness of the graded channel layer, or deviates from the center.

Although, Saito does not specifically disclose the limitations listed above. It would have been obvious that the graded channel layer would have the characteristics stated above because both layers are made of In_yGa_{1-y}As.

In regards to claim 5, Saito fails to disclose the following:

a) a peak of carrier density in the graded channel layer sifts to the substrate side from a center of a layer thickness of the graded channel layer.

Although, Saito does not specifically disclose the limitations listed above. It would have been obvious that the graded channel layer would have the characteristics stated above because both layers are made of In_vGa_{1-v}As.

In regards to claim 7, Saito discloses the following:

a) a buffer layer (22) is formed between the substrate and the graded channel layer (See Figure 4b).

In regards to claim 8, Saito discloses the following:

a) the first compound semiconductor constituting the substrate is GaAs, and the second compound semiconductor layer constituting the graded channel layer is InGaAs, and the one constituent element contained in the second compound semiconductor layer is indium (See Figure 4b).

In regards to claim 11, Saito discloses the following:

- a) second compound semiconductor layer (23) is consisted of a ternary or quaternary of group III-V semiconductor including at least one of gallium and indium as group III element and including at least one arsenic, phosphorus, and antimony as group V element (See Figure 4b).
- 6. Claim 6, as far as understood, is rejected under 35 U.S.C. 103(a) as obvious over Saito (U.S. Patent No. 5,773,853) in view of Applicant's Prior Art Drawings and Nakanishi (U.S. Patent No. 5,477,066).

In regards to claim 6, Saito fails to disclose the following:

a) contact layers are formed between the source electrode and the barrier layer and between the drain electrode and the barrier layer respectively.

However, Nakanishi discloses a semiconductor device which has a contact layer formed between the source and drain (See Figure 74 and Column 1 Lines 57-67). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the

Art Unit: 2822

semiconductor device of Saito to include a contact layer as disclosed in Nakanishi to aid in increasing the speed of the device.

Additionally, since Saito and Nakanishi are both from the same field of endeavor, the purpose disclosed by Nakanishi would have been recognized in the pertinent art of Saito.

7. Claims 9 and 10, as far as understood, are rejected under 35 U.S.C. 103(a) as obvious over Saito (U.S. Patent No. 5,773,853) in view of Applicant's Prior Art Drawings and Kuroda et al. (U.S. Patent No. 5,837,565).

In regards to claim 9, Saito discloses the following:

a) first compound semiconductor constituting the substrate is GaAs (See Figure 4b).

In regards to claim 9, Saito fails to disclose the following:

a) second compound semiconductor layer constituting the graded channel layer is GaAsSb or InGaSb, and the one constituent element contained in the second compound semiconductor layer is indium or antimony.

However, Kuroda et al. ("Kuroda") discloses a semiconductor device which has a layer composed of GaAsSb (See Column 4 Lines 66-67 and Column 5 Lines 1-5). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Saito to include a layer composed of GaAsSb as disclosed in Kuroda to aid in increasing the speed of the device.

Additionally, since Saito and Kuroda are both from the same field of endeavor, the purpose disclosed by Kuroda would have been recognized in the pertinent art of Saito.

In regards to claim 10, Saito discloses the following:

a) the first compound semiconductor constituting the substrate is InP (11).

In regards to claim 10, Saito fails to disclose the following:

a) second compound semiconductor layer constituting the graded channel layer is InAsP or GaAsSb or InPSb, and one constituent element contained in the second compound semiconductor layer is indium or antimony.

However, Kuroda discloses a semiconductor device which has a layer composed of GaAsSb (See Column 4 Lines 66-67 and Column 5 Lines 1-5). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Saito to include a layer composed of GaAsSb as disclosed in Kuroda to aid in increasing the speed of the device.

Additionally, since Saito and Kuroda are both from the same field of endeavor, the purpose disclosed by Kuroda would have been recognized in the pertinent art of Saito.

Response to Arguments

8. Applicant's arguments filed January 10, 2003 have been fully considered but they are not persuasive.

In the final rejection (8/30/02), the Examiner stated that "it is not clear as to how Applicant came to the conclusion that In exist in the end portion based on column 7 lines 30-40." Applicant responded to the arguments by stating that "it was alleged that in <u>Saito</u>, a peak of distribution in In will exist in an end portion." There is nothing in Saito, where Applicant refers the Examiner to read, that specifically addresses that In will exist in the end portion.

Finally, the arguments of counsel cannot take the place of evidence in the record. In re Schulze, 346 F.2d 600, 602, 145 USPQ 716, 718 (CCPA 1965). Examples of attorney statements which are not evidence and which must be supported by an appropriate affidavit or declaration include statements regarding unexpected results, commercial

Art Unit: 2822

success, solution of a long-felt need, inoperability of the prior art, invention before the date of the reference, and allegations that the author(s) of the prior art derived the disclosed subject matter from the applicant.

Therefore, Applicant's arguments are not persuasive.

Conclusion

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Monica Lewis whose telephone number is 703-305-3743. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on 703-308-4905. The fax phone number for the organization where this application or proceeding is assigned is 703-308-7722 for regular and after final communications. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

ML

January 24, 2003

AMIR ZARABIAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800

Page 8